1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
|
/*
* Zenpower - Driver for reading temperature, voltage, current and power for AMD 17h CPUs
*
* Copyright (c) 2018-2020 Ondrej Čerman
*
* This driver is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License; either
* version 2 of the License, or (at your option) any later version.
*
* This driver is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
* See the GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this driver; if not, see <http://www.gnu.org/licenses/>.
*
*/
/*
* based on k10temp by Clemens Ladisch
*
* Docs:
* - https://www.kernel.org/doc/Documentation/hwmon/hwmon-kernel-api.txt
* - https://developer.amd.com/wp-content/resources/56255_3_03.PDF
*
* Sources:
* - Temp monitoring is from k10temp
* - SVI address and voltage formula is from LibreHardwareMonitor
* - Current formulas and CCD temp addresses were discovered experimentally
*/
#include <linux/hwmon.h>
#include <linux/module.h>
#include <linux/pci.h>
#include <asm/amd_nb.h>
MODULE_DESCRIPTION("AMD ZEN family CPU Sensors Driver");
MODULE_AUTHOR("Ondrej Čerman");
MODULE_LICENSE("GPL");
MODULE_VERSION("0.1.7");
#ifndef PCI_DEVICE_ID_AMD_17H_DF_F3
#define PCI_DEVICE_ID_AMD_17H_DF_F3 0x1463
#endif
#ifndef PCI_DEVICE_ID_AMD_17H_M10H_DF_F3
#define PCI_DEVICE_ID_AMD_17H_M10H_DF_F3 0x15eb
#endif
#ifndef PCI_DEVICE_ID_AMD_17H_M30H_DF_F3
#define PCI_DEVICE_ID_AMD_17H_M30H_DF_F3 0x1493
#endif
#ifndef PCI_DEVICE_ID_AMD_17H_M70H_DF_F3
#define PCI_DEVICE_ID_AMD_17H_M70H_DF_F3 0x1443
#endif
#define F17H_M01H_REPORTED_TEMP_CTRL 0x00059800
#define F17H_M01H_SVI 0x0005A000
#define F17H_M01H_SVI_TEL_PLANE0 F17H_M01H_SVI + 0xc
#define F17H_M01H_SVI_TEL_PLANE1 F17H_M01H_SVI + 0x10
#define F17H_M70H_CCD1_TEMP 0x00059954
#define F17H_M70H_CCD2_TEMP 0x00059958
#define F17H_TEMP_ADJUST_MASK 0x80000
#ifndef HWMON_CHANNEL_INFO
#define HWMON_CHANNEL_INFO(stype, ...) \
(&(struct hwmon_channel_info) { \
.type = hwmon_##stype, \
.config = (u32 []) { \
__VA_ARGS__, 0 \
} \
})
#endif
/* CPUID function 0x80000001, ebx */
#define CPUID_PKGTYPE_MASK 0xf0000000
#define CPUID_PKGTYPE_SP3 0x40000000 // https://www.sandpile.org/x86/cpuid.htm
#define CPUID_PKGTYPE_SP3r2 0x70000000
struct zenpower_data {
struct pci_dev *pdev;
void (*read_amdsmn_addr)(struct pci_dev *pdev, u16 node_id, u32 address, u32 *regval);
u32 svi_core_addr;
u32 svi_soc_addr;
u16 node_id;
int temp_offset;
bool zen2;
bool kernel_smn_support;
bool amps_visible;
bool ccd1_visible, ccd2_visible;
};
struct tctl_offset {
u8 model;
char const *id;
int offset;
};
static const struct tctl_offset tctl_offset_table[] = {
{ 0x17, "AMD Ryzen 5 1600X", 20000 },
{ 0x17, "AMD Ryzen 7 1700X", 20000 },
{ 0x17, "AMD Ryzen 7 1800X", 20000 },
{ 0x17, "AMD Ryzen 7 2700X", 10000 },
{ 0x17, "AMD Ryzen Threadripper 19", 27000 }, /* 19{00,20,50}X */
{ 0x17, "AMD Ryzen Threadripper 29", 27000 }, /* 29{20,50,70,90}[W]X */
};
static DEFINE_MUTEX(nb_smu_ind_mutex);
static umode_t zenpower_is_visible(const void *rdata,
enum hwmon_sensor_types type,
u32 attr, int channel)
{
const struct zenpower_data *data = rdata;
switch (type) {
case hwmon_temp:
if (data->ccd1_visible == false && channel == 2) // Tccd1
return 0;
if (data->ccd2_visible == false && channel == 3) // Tccd2
return 0;
break;
case hwmon_curr:
case hwmon_power:
if (data->amps_visible == false)
return 0;
if (channel == 0 && data->svi_core_addr == 0)
return 0;
if (channel == 1 && data->svi_soc_addr == 0)
return 0;
break;
case hwmon_in:
if (channel == 0) // fake item to align different indexing,
return 0; // see note at zenpower_info
if (channel == 1 && data->svi_core_addr == 0)
return 0;
if (channel == 2 && data->svi_soc_addr == 0)
return 0;
break;
default:
break;
}
return 0444;
}
static u32 plane_to_vcc(u32 p)
{
u32 vdd_cor;
vdd_cor = (p >> 16) & 0xff;
// U = 1550 - 6.25 * vddcor
return 1550 - ((625 * vdd_cor) / 100);
}
static u32 get_core_current(u32 plane, bool zen2)
{
u32 idd_cor, fc;
idd_cor = plane & 0xff;
// I = 1039.211 * iddcor
// I = 658.823 * iddcor
fc = zen2 ? 658823 : 1039211;
return (fc * idd_cor) / 1000;
}
static u32 get_soc_current(u32 plane, bool zen2)
{
u32 idd_cor, fc;
idd_cor = plane & 0xff;
// I = 360.772 * iddcor
// I = 294.3 * iddcor
fc = zen2 ? 294300 : 360772;
return (fc * idd_cor) / 1000;
}
static unsigned int get_ctl_temp(struct zenpower_data *data)
{
unsigned int temp;
u32 regval;
data->read_amdsmn_addr(data->pdev, data->node_id,
F17H_M01H_REPORTED_TEMP_CTRL, ®val);
temp = (regval >> 21) * 125;
if (regval & F17H_TEMP_ADJUST_MASK)
temp -= 49000;
return temp;
}
static unsigned int get_ccd_temp(struct zenpower_data *data, u32 ccd_addr)
{
u32 regval;
data->read_amdsmn_addr(data->pdev, data->node_id, ccd_addr, ®val);
return (regval & 0xfff) * 125 - 305000;
}
int static debug_addrs_arr[] = {
F17H_M01H_SVI + 0x8, F17H_M01H_SVI_TEL_PLANE0, F17H_M01H_SVI_TEL_PLANE1,
0x000598BC, 0x0005994C, F17H_M70H_CCD1_TEMP, F17H_M70H_CCD2_TEMP,
0x0005995C, 0x00059960
};
static ssize_t debug_data_show(struct device *dev,
struct device_attribute *attr, char *buf)
{
int i, len = 0;
struct zenpower_data *data = dev_get_drvdata(dev);
u32 smndata;
len += sprintf(buf, "kernel_smn_support = %d\n", data->kernel_smn_support);
len += sprintf(buf + len, "node_id = %d\n", data->node_id);
for (i = 0; i < ARRAY_SIZE(debug_addrs_arr); i++){
data->read_amdsmn_addr(data->pdev, data->node_id, debug_addrs_arr[i], &smndata);
len += sprintf(buf + len, "%08x = %08x\n", debug_addrs_arr[i], smndata);
}
return len;
}
static int zenpower_read(struct device *dev, enum hwmon_sensor_types type,
u32 attr, int channel, long *val)
{
struct zenpower_data *data = dev_get_drvdata(dev);
u32 plane;
switch (type) {
// Temperatures
case hwmon_temp:
switch (attr) {
case hwmon_temp_input:
switch (channel) {
case 0: // Tdie
*val = get_ctl_temp(data) - data->temp_offset;
break;
case 1: // Tctl
*val = get_ctl_temp(data);
break;
case 2: // Tccd1
*val = get_ccd_temp(data, F17H_M70H_CCD1_TEMP);
break;
case 3: // Tccd2
*val = get_ccd_temp(data, F17H_M70H_CCD2_TEMP);
break;
default:
return -EOPNOTSUPP;
}
break;
case hwmon_temp_max: // Tdie max
// source: https://www.amd.com/en/products/cpu/amd-ryzen-7-3700x
// other cpus have also same* Tmax on AMD website
// * = when taking into consideration a tctl offset
*val = 95 * 1000;
break;
default:
return -EOPNOTSUPP;
}
break;
// Voltage
case hwmon_in:
if (channel == 0)
return -EOPNOTSUPP;
channel -= 1; // hwmon_in have different indexing, see note at zenpower_info
// fall through
// Power / Current
case hwmon_curr:
case hwmon_power:
if (attr != hwmon_in_input && attr != hwmon_curr_input &&
attr != hwmon_power_input) {
return -EOPNOTSUPP;
}
switch (channel) {
case 0: // Core SVI2
data->read_amdsmn_addr(data->pdev, data->node_id,
data->svi_core_addr, &plane);
break;
case 1: // SoC SVI2
data->read_amdsmn_addr(data->pdev, data->node_id,
data->svi_soc_addr, &plane);
break;
default:
return -EOPNOTSUPP;
}
switch (type) {
case hwmon_in:
*val = plane_to_vcc(plane);
break;
case hwmon_curr:
*val = (channel == 0) ?
get_core_current(plane, data->zen2):
get_soc_current(plane, data->zen2);
break;
case hwmon_power:
*val = (channel == 0) ?
get_core_current(plane, data->zen2) * plane_to_vcc(plane):
get_soc_current(plane, data->zen2) * plane_to_vcc(plane);
break;
default:
break;
}
break;
default:
return -EOPNOTSUPP;
}
return 0;
}
static const char *zenpower_temp_label[] = {
"Tdie",
"Tctl",
"Tccd1",
"Tccd2",
};
static const char *zenpower_in_label[] = {
"",
"SVI2_Core",
"SVI2_SoC",
};
static const char *zenpower_curr_label[] = {
"SVI2_C_Core",
"SVI2_C_SoC",
};
static const char *zenpower_power_label[] = {
"SVI2_P_Core",
"SVI2_P_SoC",
};
static int zenpower_read_labels(struct device *dev,
enum hwmon_sensor_types type, u32 attr,
int channel, const char **str)
{
switch (type) {
case hwmon_temp:
*str = zenpower_temp_label[channel];
break;
case hwmon_in:
*str = zenpower_in_label[channel];
break;
case hwmon_curr:
*str = zenpower_curr_label[channel];
break;
case hwmon_power:
*str = zenpower_power_label[channel];
break;
default:
return -EOPNOTSUPP;
}
return 0;
}
static void kernel_smn_read(struct pci_dev *pdev, u16 node_id, u32 address, u32 *regval)
{
amd_smn_read(node_id, address, regval);
}
// fallback method from k10temp
// may return inaccurate results on multi-die chips
static void nb_index_read(struct pci_dev *pdev, u16 node_id, u32 address, u32 *regval)
{
mutex_lock(&nb_smu_ind_mutex);
pci_bus_write_config_dword(pdev->bus, PCI_DEVFN(0, 0), 0x60, address);
pci_bus_read_config_dword(pdev->bus, PCI_DEVFN(0, 0), 0x64, regval);
mutex_unlock(&nb_smu_ind_mutex);
}
static const struct hwmon_channel_info *zenpower_info[] = {
HWMON_CHANNEL_INFO(temp,
HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_LABEL, // Tdie
HWMON_T_INPUT | HWMON_T_LABEL, // Tctl
HWMON_T_INPUT | HWMON_T_LABEL, // Tccd1
HWMON_T_INPUT | HWMON_T_LABEL), // Tccd2
HWMON_CHANNEL_INFO(in,
HWMON_I_LABEL, // everything is using 1 based indexing except
// hwmon_in - that is using 0 based indexing
// let's make fake item so corresponding SVI2 data is
// associated with same index
HWMON_I_INPUT | HWMON_I_LABEL, // Core Voltage (SVI2)
HWMON_I_INPUT | HWMON_I_LABEL), // SoC Voltage (SVI2)
HWMON_CHANNEL_INFO(curr,
HWMON_C_INPUT | HWMON_C_LABEL, // Core Current (SVI2)
HWMON_C_INPUT | HWMON_C_LABEL), // SoC Current (SVI2)
HWMON_CHANNEL_INFO(power,
HWMON_P_INPUT | HWMON_P_LABEL, // Core Power (SVI2)
HWMON_P_INPUT | HWMON_P_LABEL), // SoC Power (SVI2)
NULL
};
static const struct hwmon_ops zenpower_hwmon_ops = {
.is_visible = zenpower_is_visible,
.read = zenpower_read,
.read_string = zenpower_read_labels,
};
static const struct hwmon_chip_info zenpower_chip_info = {
.ops = &zenpower_hwmon_ops,
.info = zenpower_info,
};
static DEVICE_ATTR_RO(debug_data);
static struct attribute *zenpower_attrs[] = {
&dev_attr_debug_data.attr,
NULL
};
static const struct attribute_group zenpower_group = {
.attrs = zenpower_attrs
};
__ATTRIBUTE_GROUPS(zenpower);
static int zenpower_probe(struct pci_dev *pdev, const struct pci_device_id *id)
{
struct device *dev = &pdev->dev;
struct zenpower_data *data;
struct device *hwmon_dev;
bool swapped_addr = false;
bool sp3_chip = false; // SP3 cpus = threadripper / epyc
u32 val, primary_plane, secondary_plane;
int i;
data = devm_kzalloc(dev, sizeof(*data), GFP_KERNEL);
if (!data)
return -ENOMEM;
data->zen2 = false;
data->pdev = pdev;
data->temp_offset = 0;
data->read_amdsmn_addr = nb_index_read;
data->kernel_smn_support = false;
data->svi_core_addr = false;
data->svi_soc_addr = false;
data->amps_visible = false;
data->ccd1_visible = false;
data->ccd2_visible = false;
data->node_id = 0;
for (id = amd_nb_misc_ids; id->vendor; id++) {
if (pdev->vendor == id->vendor && pdev->device == id->device) {
data->kernel_smn_support = true;
data->read_amdsmn_addr = kernel_smn_read;
break;
}
}
if (data->kernel_smn_support) {
data->node_id = amd_pci_dev_to_node_id(pdev);
}
if (boot_cpu_data.x86 == 0x17) {
switch (boot_cpu_data.x86_model) {
case 0x1: // Zen
case 0x8: // Zen+
case 0x11: // Zen APU
case 0x18: // Zen+ APU
data->amps_visible = true;
val = cpuid_ebx(0x80000001) & CPUID_PKGTYPE_MASK; // package type
if (val == CPUID_PKGTYPE_SP3 || val == CPUID_PKGTYPE_SP3r2) {
sp3_chip = true;
}
break;
case 0x31: // Zen2 Threadripper/EPYC
sp3_chip = true; // fall through
case 0x71: // Zen2 Ryzen
data->amps_visible = true;
data->zen2 = true;
swapped_addr = true;
data->read_amdsmn_addr(pdev, data->node_id,
F17H_M70H_CCD1_TEMP, &val);
if ((val & 0xfff) > 0) {
data->ccd1_visible = true;
}
data->read_amdsmn_addr(pdev, data->node_id,
F17H_M70H_CCD2_TEMP, &val);
if ((val & 0xfff) > 0) {
data->ccd2_visible = true;
}
break;
}
}
#ifdef SWAP_CORE_SOC
swapped_addr = !swapped_addr;
#endif
// SVI2 values seems to be only in node #0 or #1
if (data->node_id == 0 || data->node_id == 1){
if (swapped_addr) {
primary_plane = F17H_M01H_SVI_TEL_PLANE1;
secondary_plane = F17H_M01H_SVI_TEL_PLANE0;
}
else {
primary_plane = F17H_M01H_SVI_TEL_PLANE0;
secondary_plane = F17H_M01H_SVI_TEL_PLANE1;
}
data->read_amdsmn_addr(pdev, data->node_id, primary_plane, &val);
if (val != 0) {
if (sp3_chip){
if (data->node_id == 0) {
data->svi_soc_addr = primary_plane;
}
if (data->node_id == 1) {
data->svi_core_addr = primary_plane;
}
}
else if (data->node_id == 0) {
data->svi_core_addr = primary_plane;
data->svi_soc_addr = secondary_plane;
}
}
}
for (i = 0; i < ARRAY_SIZE(tctl_offset_table); i++) {
const struct tctl_offset *entry = &tctl_offset_table[i];
if (boot_cpu_data.x86 == entry->model &&
strstr(boot_cpu_data.x86_model_id, entry->id)) {
data->temp_offset = entry->offset;
break;
}
}
hwmon_dev = devm_hwmon_device_register_with_info(
dev, "zenpower", data, &zenpower_chip_info, zenpower_groups
);
return PTR_ERR_OR_ZERO(hwmon_dev);
}
static const struct pci_device_id zenpower_id_table[] = {
{ PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_17H_DF_F3) },
{ PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_17H_M10H_DF_F3) },
{ PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_17H_M30H_DF_F3) },
{ PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_17H_M70H_DF_F3) },
{}
};
MODULE_DEVICE_TABLE(pci, zenpower_id_table);
static struct pci_driver zenpower_driver = {
.name = "zenpower",
.id_table = zenpower_id_table,
.probe = zenpower_probe,
};
module_pci_driver(zenpower_driver);
|